Abstract-In recent year's reversible logic has been considered as an important issue for designing low power digital circuits. It has voluminous applications in the present rising nanotechnology such as DNA computing, Quantum Computing, low power VLSI and quantum dot automata. In this paper we have proposed optimized design of reversible sequential circuits in terms of number of gates, delay and hardware complexity. We have designed the latches with a new reversible gate and reduced the required number of gates, garbage outputs, and delay and hardware complexity. As the number of gates and garbage outputs increase the complexity of reversible circuits, this design will significantly enhance the performance. We have proposed reversible D-latch and JK latch which are better than the existing designs available in literature.
INTRODUCTION
odels of computation which are not logically reversible typically lose information in the process of execution. As the laws of physics appear to be reversible, that information cannot really be being lost, it must be being translated into another form. That form is usually heat. So, loss of information results power dissipation. To reduce this power dissipation reversible logic was introduced. The main idea of reversible logic is to allow the construction of reversible computers -by using components which preserve information content, and can thus potentially be run backwards. Hence, by implementing reversible designs of computer hardware significant amount of heat can be reduced. It has been shown that, for irreversible logic computations, each bit of information lost generates kTln2 joules of heat energy, where k is Boltzmann's constant and T the absolute temperature at which computation is performed [1] , [2] . Benet showed the reverse that, kTln2 energy dissipation would not occur if the computation were carried out in a reversible manner [3] . Reversible circuits do not lose information and reversible computation in a system can be performed only when the system consists of reversible gates. Reversible logic is likely to be in demand in high speed power aware circuits, lowpower CMOS design. The main challenges of designing reversible circuits are to reduce number of gates, garbage outputs, delay and quantum cost. Another important matter is hardware complexity. In the existing designs in literature of sequential circuits several designs are proposed. In this paper we have proposed most optimized designs of reversible D-Latch and JK Latch. While designing the reversible latches; few researchers concentrated on reducing the number of gates and garbage output, while other tried to reduced the quantum cost. . In this paper we optimized the number of gates, garbage output, delay and hardware complexity for the total circuit and shown the results with illustrative calculation. Reversible RS and T latch is designed in the most optimized form in [4] . So we have worked with the DLatch and JK Latch. A new reversible gate "Sayem Gate" (SG) is proposed here to design the latches.
REVERSIBLE LOGIC AND DIFFERENT REVERSIBLE GATES:
In this section, we have presented the basic definitions and ideas related to reversible logic and few reversible gates which are used and relevant with this research work.
Definition2.1.a.
A Reversible Gate is a k-input, k-output (denoted by k * k) circuit that produces a unique output pattern [5] , [6] for each possible input pattern.
Definition 2.1.b. Reversible Gates are circuits in which the number of outputs is equal to the number of inputs and there is a one to one correspondence between the vector of [7] , but in that case, one extra output will be generated as well, which is the garbage output in this regard. The garbage output of Feynman is shown in Fig. 2 .1 with *. Fredkin gate also has its importance in reversible literature as it is a 1-through gate (one input is directly generated as output) and two other outputs can generate two different Boolean functions. Fredkin gate is the mostly used reversible gate to design reversible latches.
Definition2.6. The input vector, Iv and output vector, Ov for 3 * 3 Peres gate (PG)[10] is defined as follows: Iv = (A, B, C)
and
Example2.6. The block diagram for 3 * 3 Peres gate is shown in Fig 2.4 . Actually the Peres Gate is the combination of Feynman Gate (FG) and Toffoli Gate (TG), and so it can simultaneously generate two output functions (from Q and R). Peres gate has the least quantum cost among the all 3X3 reversible gates, so it is mostly used in the various reversible logic circuits.
OPTIMIZATION PARAMETERS:
The main challenge of designing reversible circuits is to optimize the different parameters which result the design costly. The most important parameters which have dominant contribution in designing reversible circuits are Garbage Output: Garbage outputs are the unwanted outputs of a reversible circuit which is described in the section 2.1.c. The less number of garbage outputs are produced the higher the performance and lesser the complexity of a circuit is.
Number of gates:
The total number of gates used in a circuit.
Minimum possible number of gates must be used in a circuit. and EXOR operation in a circuit. [11] Delay: Delay is one of the most important parameter while designing reversible circuits. Many researchers suggested different definition of Delay for reversible circuits. In [4] Delay has been calculated by the quantum cost. In quantum computation each gate is realized using 1x1 or 2x2 reversible gates such Controlled -V gate,, Controlled-V+ gate, CNOT gate. In [4] if the quantum of cost of a reversible gate is x then the delay is considered as x∆, where ∆ is unit delay .But as the delay is directly related to the number of gates so the concept of delay with quantum cost should yet to be taken under consideration. According to [12] delay is defined as follows
The delay of a logic circuit is the maximum number of gates in a path from any input line to any output line. This definition is based on the following assumptions:
 Each gate performs computation in one unit time.
 All inputs to the circuit are available before the computation begins.
The delay of the circuit of Fig 2. 1 is obviously 1 as it is the only gate in any path from input to output.
In this paper in every calculation we use the definition of delay of [12] .
PROPOSED REVERSIBLE GATE
We have proposed a new reversible gate named Sayem Gate (SG). SG is a 1 trough 4x4 reversible gate. The input and output vector of this gate are, Fig 3.1 
Iv= (A, B, C, D) and

Ov= (A, A'B  AC, A'B  AC  D, AB  A'C  D).the block diagram of this gate is shown in
Fig3.1. Block diagram of new reversible SG
We can verify from the corresponding truth table of SG that the output and input vectors have one to one mapping between them which satisfies the condition of reversibility of a gate. The corresponding truth table is shown in Table I .
We can see from Table I that I: TRUTH TABLE OF NEW 
DESIGN OF REVERSIBLE LATCHES:
In this section we described the proposed novel design of reversible D-Latch and JK Latch which are optimized in terms of the optimization parameters described in section 2.2.
D-LATCH:
The FGs. So numbers of gates are reduced. In [14] the same design is proposed using two FRG but in that case the hardware complexity is much than our design which is illustratively shown in the discussion section. The delay of this design is also less than the design of [4] .
The gate required for the design with Q and Q+ is 2 while 3 gates are required in the design of 
J-K LATCH:
The One SG is needed to get the desired output of (JQ'+K'Q) E+E'Q. For generating both the Q and Q+ we need another FG. Both designs are shown in Fig 4.2 (a) and Fig 4.2(b) . 
RESULTS AND DISCUSSION
Evaluation of Proposed Reversible SG:
The proposed reversible gate is a 1 through 4X4
gate. It can be used as a two input universal gate. Using this gate the design of different Latches has been improved. As latches are most important memory elements and used in several circuits like RAM, Logic Blocks of FPGA [15] so this gate can contribute significantly in the reversible Logic community.
5.2Evaluation of proposed design of D-Latch:
The two different design of reversible D-Latch are optimized than the existing design of literature. In [4] in terms of number of gates and delay. The same design is proposed with two gates in [14] but that design has more hardware complexity.
If α = A two input EX-OR gate calculation β = A two input AND gate calculation δ = A NOT calculation
Then the hardware complexity of our design is 5α+6β+3δ where the hardware complexity of [14] is 4α+8β+4δ so this design is better than the design of [14] also.
Evaluation of proposed design of Reversible JK Latch:
Our proposed design of reversible JK latch is better than the design of existing designs in literature. From table IV we can see that the design of reversible JK latch with only output Q was realized by 3 gates and delay was 3 in [4] while our design is realized with two reversible gates and delay is 2. So this design is better than the design of [4] in terms of number of gate and delay.
The design of reversible JK latch with output Q and Q+ was realized with 4 gates in [4] and 10 gates in [13] where our design needs only 3 gates. The delay for our proposed design is 3, where in [4] its 4 and in [13] its 10. So our proposed design is optimized than [4] and [13] .
The same design of reversible JK Latch was proposed with 3 gates in [14] but that design has much hardware complexity than ours. The hardware complexity of our design is 7α+10β+7δ and the hardware complexity of [14] is 6α+12β+8δ. Though α is greater but the other two parameter are less than [14] thus we can say that our proposed design is better than [14] in terms of hardware complexity. We have observed that no further improvement is possible for designing a reversible JK latch in terms of number of gates.
CONCLUSION:
In this paper we have proposed the reversible design of DLatch and JK Latch. Latches are important memory element. Thus this optimization will result in great contribution in designing logic circuits with memory and sequential elements. We have given the lower bounds for both the design in terms of number of gates and delay. We have proposed a new reversible gate which can contribute significantly in reversible logic community.
